× Didn't find what you were looking for? Ask a question
Top Posters
Since Sunday
8
5
z
4
n
4
t
4
3
k
3
x
3
r
3
m
3
j
3
c
3
Home Q & A Board Science-Related Homework Help Engineering Electrical Engineering
New Topic  
Johnni Johnni
wrote...
Go to Answer
Posts: 761
Rep: 0 0
6 years ago
A positive edge-triggered J-K flip-flop is used to produce a two-phase clock. However, when the circuit is operated it produces erratic results. Close examination with an oscilloscope reveals the presence of glitches. What might be the source of these glitches?
 
  A) A race condition exists between the Q and Q outputs to the AND gate.
  B) The PRESET and CLEAR terminals may have been left floating.
  C) A race condition exists between the J and K inputs.
  D) A race condition exists between the CLOCK and the outputs of the flip-flop feeding the AND gate.
Read 61 times
1 Reply
Replies
Answer verified by a subject expert
skalassskalass
wrote...
#1
Top Poster
Posts: 612
Rep: 8 0
6 years ago
Sign in or Sign up in seconds to unlock everything for free
1

Related Topics

Johnni Author
wrote...

6 years ago
Correct Slight Smile TY
jbag1237
wrote...

Yesterday
I appreciate what you did here, answered it right Smiling Face with Open Mouth
elizabetheldrid
wrote...

2 hours ago
Just got PERFECT on my quiz
New Topic      
Quick Reply
Explore
Post your homework questions and get free online help from our incredible volunteers
  1114 People Browsing
Start New Topic Take the Tour CoursesNew Study Tools Topics Trending Browse by Textbook
Live Chat
Related Images
  
 1454
  
 1835
  
 476
Your Opinion
Previous poll results: Who will win the 2024 president election?